

FIGURE 16-A








FIGURE 16-B



LONG DRIVER BOARD SCH. .fIC (Partial)



- ENABLE lines are common from top to bottom.



J1-3	J1	ON BOARD TIE POINTS
-----	1	GND
-----	2	
47 -----	3	
46 -----	4	
45 -----	5	
48 -----	6	
22 -----	7	
19 -----	8	
18 -----	9	
-----	10	
21 -----	11	KEY
20 -----	12	PIN 13 U1 - U4
17 -----	13	PIN 14 U4
		PIN 14 U1

4 ENABLE LINES PER LDB.

12 ENABLE LINES PER DRAWER

3 Address LINES

2 DATA LINES

74LS259 TRUTH TABLES

FUNCTION TABLE

INPUTS		OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
CLEAR	\bar{G}			
H	L	D	Q _{i0}	Addressable Latch
H	H	Q _{i0}	Q _{i0}	Memory
* L	L	D	L	8-Line Demultiplexer
L	H	L	L	Clear

LATCH SELECTION TABLE

SELECT INPUTS			LATCH
C	B	A	ADDRESSED
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7

H \equiv high level, L \equiv low level

$D \equiv$ the level at the data input

Q_{i0} = the level of Q_i ($i = 0, 1, \dots, 7$, as appropriate) before the indicated steady-state input conditions were established.